Design of approximate-TMR using approximate library and heuristic approaches
Por favor, use este identificador para citar o enlazar este ítem:
http://hdl.handle.net/10045/82609
Título: | Design of approximate-TMR using approximate library and heuristic approaches |
---|---|
Autor/es: | Albandes, Iuri | Serrano-Cases, Alejandro | Martins, M. | Martínez-Álvarez, Antonio | Cuenca-Asensi, Sergio | Kastensmidt, Fernanda L. |
Grupo/s de investigación o GITE: | UniCAD: Grupo de investigación en CAD/CAM/CAE de la Universidad de Alicante |
Centro, Departamento o Servicio: | Universidad de Alicante. Departamento de Tecnología Informática y Computación |
Palabras clave: | ATMR | Approximate circuits | Fault tolerance | Genetic algorithm |
Área/s de conocimiento: | Arquitectura y Tecnología de Computadores |
Fecha de publicación: | sep-2018 |
Editor: | Elsevier |
Cita bibliográfica: | Microelectronics Reliability. 2018, 88-90: 898-902. doi:10.1016/j.microrel.2018.07.115 |
Resumen: | Approximate Triple Modular Redundancy (ATMR), which is the implementation of TMR with approximate versions of the target circuit, has emerged in recent years as an alternative to partial hardware replication where designers can explore reduced area overhead combined with some compromise on fault masking. This work presents a novel approach for implementing approximate TMR that combines the approximate gate library (ApxLib) technique with heuristics. The algorithm initially defines the gates to be approximated using testability and observability measures and then choose the gate transformation based on the bits difference. Experimental results compare the proposed new approach with another state of the art technique that uses approximate gate libraries with genetic algorithm showing a good trade-off between the ATMR schemes efficiency in terms of area and fault masking and the computational effort needed to generate them. |
Patrocinador/es: | This research was supported by Federal University of Rio Grande Do Sul (UFRGS) and was also funded by the Spanish Ministry of Economy and Competitiveness and the European Regional Development Fund with the project Evaluacion temprana de los efectos de radiacion mediante simulacion y virtualizacion. Estrategias de mitigacion en arquitecturas de microprocesadores avanzados (Ref: ESP2015-68245-C4-3-P MINECO/FEDER, UE). |
URI: | http://hdl.handle.net/10045/82609 |
ISSN: | 0026-2714 (Print) | 1872-941X (Online) |
DOI: | 10.1016/j.microrel.2018.07.115 |
Idioma: | eng |
Tipo: | info:eu-repo/semantics/article |
Derechos: | © 2018 Published by Elsevier Ltd. |
Revisión científica: | si |
Versión del editor: | https://doi.org/10.1016/j.microrel.2018.07.115 |
Aparece en las colecciones: | INV - UNICAD - Artículos de Revistas |
Archivos en este ítem:
Archivo | Descripción | Tamaño | Formato | |
---|---|---|---|---|
2018_Albandes_etal_MicroelectrReliab_final.pdf | Versión final (acceso restringido) | 766,76 kB | Adobe PDF | Abrir Solicitar una copia |
Todos los documentos en RUA están protegidos por derechos de autor. Algunos derechos reservados.